7 8 9 10 11 12

6

What Is Claimed Is:

- 1. An ESD protection component, comprising: 1
- at least two MOS field effect transistors (FETs) of a first 2
- conductivity type, having two gates and formed in parallel 3
- on a first semiconductive layer having a second conductivity 4
- 5 type;
 - a first well having a first conductivity type, formed on
- the first semiconductive layer, comprising:
 - a connecting area, formed between the MOS FETs;
 - two parallel extension areas, formed perpendicular to
 - the gates of the MOS FETs; and
 - a first doping area of the second conductivity type,
 - formed in the connecting area.
- 2. The ESD protection component in claim 1, wherein the ESD
- protection component further comprises a guard ring of the
- second conductivity type. 3
- 3. The ESD protection circuit in claim 2, wherein the first 1
- conductive layer is connected to a power supply through the 2
- 3 guarding ring.
- 4. The ESD protection circuit in claim 1, wherein the first well 1
- 2 is separated from the drains of the MOS FETs.
- 5. The ESD protection circuit in claim 1, wherein each of the 1
- MOS FETs has a source region of the first conductivity type,
- 3 coupled to a power rail.

- 1 6. The ESD protection circuit in claim 1, wherein the first well
- is coupled to a pad through the extension areas.
- 1 7. The ESD protection circuit in claim 1, wherein the first
- 2 doping region is coupled to a pad.
- 8. The ESD protection circuit in claim 1, wherein each of the
- 2 MOS FETs has a drain region of the first conductivity type
- 3 coupled to a pad.
 - 9. An ESD protection component, comprising:
- 2 at least two MOS field effect transistors (FETs) of a first
- 3 conductivity type, comprising:
- two gates, formed in parallel on a first semiconductive
- layer having a second conductivity type;
- 6 two sources of the first conductivity type, coupled to a
- 7 power supply; and
- 8 two drains of the first conductivity type;
- 9 a first well having a first conductivity type, formed on
- the first semiconductive layer, comprising:
- a connecting area, formed between the MOS FETs;
- 12 Two parallel extension areas, formed perpendicular to
- the gates of the MOS FETs; and
- a first doping area of the second conductivity type,
- formed in the connecting area, and coupled to a pad; and
- a guard ring of the second conductivity type, formed
- on the first semiconductive layer, coupled to the power
- supply;
- 19 wherein the firsPt well is coupled to the pad through the
- 20 extension areas.